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Microprocessors are widely used in various applications. One of the application is in 
the area of data security where data are encrypted and decrypted before and after 
transfer via communication channel. The microprocessor design can be categorized 
into two types, which are synchronous and asynchronous processors. The 
asynchronous processor may offer better speed improvement because it is self-timed 
where a control circuit will generate enable signals for all instruction executions 
based on the request and acknowledgement signals. Unlike the asynchronous design, 
synchronous design requires global clock. The clock must be long enough to 
accommodate the worst-case delay. 
In this work, an 8-bit asynchronous processor is designed based on a 
synchronous RISC pipe lined processor architecture. The synchronous processor 
consists of three stages. They are instruction fetch stage, instruction decode stage 
and execution stage. The reduce instruction set computer (RISC) architecture is used 
to minimize the instruction and to perform specific operation. To design the 
II 
asynchronous processor, an asynchronous control circuit is added to synchronous 
design. The asynchronous control circuit is designed based on handshake protocol. 
Both the synchronous and asynchronous designs are applied fully using 
VHDL. The MAX+PLUS II is used as the simulation tools to design and for design 
verification. The UP1 education board that contains the FLEX10K chip is used to 
observe the hardware operation. 
The asynchronous processor was successfully designed with higher million 
instructions per second (MIPS) and higher operation frequency as compared to 
synchronous processor. The asynchronous processor has 10.772 MIPS and operated 
under frequency of 1] . 16MHz. The asynchronous processor design consumed 63% 
of the total logic cells in FLEX10K chip. The processor fits in FLEX10K and 
provides extra spaces for future expansion. 
1Il 
Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai 
memenuhi keperluan untuk ijazah Master Sains 
PEMBANGUNAN PEMPROSES TAK SEGERAK RISe BERSALUR 
MENGGUNAKAN FPGABAGI PENGENKRWTAN DATA 
Oleh 
PANG WAI LEONG 
September 2003 
Pengerusi: Roslina Mohd. Sidek, Ph.D. 
Fakulti: Kejuruteraan 
Pemproses banyak digunakan dalam pelbagai kegunaan. Salah satu kegunaan 
pemproses adalah mengenkript dan mendekript sebelum dan selepas penghantaran 
maklumat melalui saluran komunikasi untuk keselamatan maklumat. Rekaan 
pemproses bolek dibahagikan kepada dua jenis, iaitu jenis pemproses segerak dan 
tak-segerak. Pemproses tak-segerak boleh mempertingkatkan kepantasan operasi. 
Pemproses tak-segerak adalah pemasa sendiri, dimana litar kawalan tak-segerak 
akan menjanakan isyarat pemboleh untuk melaksanakan semua arahan bergantung 
kepada isyarat permintaan dan perakuan. Berbeza dengan rekaan tak-segerak, rekaan 
segerak memerlukan jam global. Jam yang digunakan perlu cukup lama untuk 
memuatkan lambatan kes paling buruk. 
Satu pemproses tak-segerak direka bergantung kepada pemproses segerak 
RIse bersalur. Pemproses segerak mempunyai tiga peringkat, iaitu tahap 
menghantar arahan, tahap membahagi arahan dan tahap pengendalian. Set arahan 
RIse digunakan untuk mengurangkan bilangan arahan dan menjalankan operaSI 
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tertentu sahaja. Untuk merekabentuk pemproses tak segerak, satu litar pengawal tak-
segerak ditambahkan kepada rekaan segerak. Litar pengawal tak-segerak direkakan 
menggunakan protokol jabat-tangan. 
VHDL digunakan sepenuhnya dalam kedua-dua rekaan segerak dan tak-
segerak. Program MAX +PLUS II digunakan merekabentuk dan juga untuk 
mengesahkan rekabentuk. Peralatan UPI yang mengandungi chip FLEXIOK 
digunakan untuk meneliti operasi perkakasan tersebut. 
Pemproses tak-segerak beIjaya dicipta dengan lebih banyak arahan dapat 
dikendalikan sesaat dan lebih tinggi kelajuan pemprosesan dibandingkan dengan 
pemproses segerak. Pemproses tak-segerak dapat mengendalikan 10.772 MIPS dan 
berfungsi dibawah kelajuan 1 1. 16MHz. Pemproses tak-segerak menggunakan 63% 
jumlah logik dalam FLEX 1 OK. Pemproses dapat dimuatkan dalam FLEX 1 OK dan 
terdapat ruang lebihan untuk perubahan di masa depan. 
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CHAPTERl 
INTRODUCTION 
Processor is invented in early 1970s, the first 4-bit processor is developed at 1971. 
The processor gives deep impact to the industrial electronics revolution and also 
many other fields. The development of the processor is very fast in the past 30 years. 
The same computation ability and faster response available in a small hand-held 
calculator compare to the first electronic computer that consists of 18,000 vacuum 
tube and large space consumed, plus require a good cooling system. The modem 
processors become smaller and the capability is increased comparing the 
conventional processor. 
The processor is designed for multiple usages and suitable for all kind of 
digital or analog operation. The processor is capable to do the complex computation 
or controlling operation. Processor is widely used in a variety of applications that 
require complex and advance operations for process or control purposes, or some 
simple application. The processor gives a high accuracy, shorter operation period 
and complex calculation to various applications. 
The computer architecture increases the complexity of processors to complex 
instruction set computer (elSe) architectures. elSe aims to supply more support for 
high-level languages and operating system, as the fabrication technology is capable 
to fabricate more complex integrated circuit (Ie). It has to become more complex as 
the technology advances enable it to include more complex operation on VLSI 
devices. The CISC become more complex because it requires longer design cycle 
and hard to be fully tested. 
The processor may not be fully utilized during the instruction execution. 
Since only part of the processor is used for the instruction execution. The processor 
can be utilized by braking the instruction cycle to a sequence steps that each 
separation will take a fraction of time to complete the entire instruction. This can be 
achieved by separating the processor to few stages and each stage performing 
different operation. 
In this age of universal electronic connectivity that full of viruses, hackers, 
electronic eavesdropping and electronic fraud, data security becomes important and 
highly demanded. The growth in computer system and the networking highly 
depends on the information stored and communication of both organizations and 
individuals using the computer networking. This causes higher demand to protect the 
data and resources from disclosure. A way should be figured out to guarantee the 
authenticity of data and messages, and to protect systems from network-based 
attacks. Cryptography ability should be added for the data security purposes. The 
processor must provide the data encryption and decryption to protect the privacy of 
the information. There are various types of cryptographic algorithms. The three of 
the most common algorithms are Data Encryption Standard (DES), Rivest, Shamir, 
and Adleman (RSA), and Digital Signature A lgorithm (DSA). 
Programmable Logic Device (PLD) is used for the design application to 
reduce the design cycle time and for the system verification purposes. PLD can be 
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reprogrammed for the system modification or programmed for other system. This 
reduces the design cost and simplicity the design modification. The PLD can be 
categorized to two types, which are the conventional and modem PLD. The 
conventional PLD are programmable logic array (PLA) and programmable array 
logic (PAL). The modem PLD are Complex Programmable Logic Device (CPLD) 
and Field Programmable Gate Array (FPGA). The modem PLD are reprogrammable 
and have larger storage spaces as compared to the conventional PLD. 
Research Objective 
The main objectives of the research are to design an 8-bit asynchronous pipelined 
Reduced Instruction Set Computer (RISC) processor with cryptography using Vel)' 
High Speed Hardware Description Language (VHDL). The self-timed asynchronous 
system can generate the clock internally when the job occurs to replace the global 
clock signal used in synchronous system. 
The RISe architecture gives simple, fixed length instruction formats that 
allows fast hardwired decoding and greatly simplifY adopting the pipelining 
architecture. RISC eliminates the microcoded routines and turns the low-level 
control of the machine over the software. 
The pipelining architecture adopted to utilize the processor usage and 
performance. The instruction execution is split in few steps; each step consumes one 
3 
clock cycle and use part of the processor. Up to the number of steps that the 
instructions can be executed concurrently. 
The simple data encryption system (DES) is added to provide cryptography 
services in the processor. The DES algorithm can no longer be considered 
computationally secure, but it is still used because it is easy to apply. 
The synchronous processor is tested using MAX +PLUS n software and 
developed using the VHDL. The processor is tested using AL TERA Field 
Programmable Gate Array (FPGA) chip. UPI Education Board is used for the 
hardware verification purposes. Asynchronous register control module, which 
provides the enable signals for the processor, is designed for the asynchronous 
processor. 
Both synchronous and asynchronous processors are tested usmg 
MAX+PLUS II for the processors' simulation, verification and timing analysis. The 
performances of both processors are compared for the performance comparison 
purpose. 
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The literature review is focused on the following scope: the design tools used either 
full custom design or FPGA design, RISe and else, Pipelining and non-pipelined 
architecture, asynchronous and synchronous systems, module used for asynchronous 
design, cryptography algorithms, processors, synchronous processor modules and 
finally the conclusion. 
There are many design method and tools available; the best and available 
software is selected for the simulation analysis. The RISe and else reviews are 
required to emphasize the advantages of RISe over the else in the processor 
design. The pipelining architecture review is used to identify the number of 
pipelining stages used in the processor invented in the past. The asynchronous and 
synchronous systems review is required to compare the advantage and drawback 
between these two systems. The extra components that may be used in the 
asynchronous design are also as part of this literature review. The knowledge and 
techniques available for the cryptography process are required to select the simplest 
technique for the processor application Review on processors covers those available 
in market or in research. A synchronous processor that fulfills the requirement will 
be selected as the module for the asynchronous processor design. 
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2.1 Design Tools 
Various computer aided design (CAD) tools are available in market for efficient, 
faster and economical digital design. The CAD tools are capable to support the 
digital design in all phases that are description or specificatio� and design or 
synthesis. The CAD tools can perform various optimizations to reduce cost and 
perfonnance improvement [1,2]. The Altera (MAX+PLUS II) PLD software or the 
Xilinx (Foundation Series) PLD software can be used for the processor design. The 
Altera Pill software is the only one available in lab, so it is chosen as the simulation 
tools and the targeted PLO is Altera UP 1 education board. 
2.1.1 'fIII)� 
VHDL is an industry-standard hardware description language, which describes the 
inputs and outputs, function and behavior of the design circuits. Two successive 
standards are used to define the language: 
1. IEEE Std 1076-1987 or called "VHDL 1987". 
2. IEEE Std 1076-1993 or called 44VHDL 1993". 
Both standards are fully integrated into MAX +PLUS II. The VHDL language is used 
to describe the hardware components or the systems. Therefore, many language 
features in VHDL are designed to support this desire. 
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VHDL constructs are powerful and versatile. The entire hierarchical of the 
system designs can be created with VHDL, or mix VHDL Design Files with other 
types of design files in a hierarchical design [13]. 
The VHDL used to document the digital electronic design. VHDL consists of 
several parts organized as shown below: 
1. The actual VHDL language. 
2. The additional data type declarations in the Package STANDARD. 
3. The utility functions in the Package TEXTIO. 
4. The WORK library reserved for the designers design. 
S. A SID library that contain Package STANDARD and TEXTIO. 
6. A vendor package. 
7. Vendor libraries. 
8. User libraries and packages. 
The VHDL language is used to document the interconnection between the 
modules or components and the behavior of the digital system design. The VHDL 
description is used as input for the simulator to run with test cases. The VHDL 
design used as logic synthesizing tool input to produce tooling. The VHDL design 
able to be described with several levels of abstraction plus some details and 
explanation hidden to make it easier to read and understand The designers are able 
to design in VHDL from top down with successive refinements and specifying more 
details of the design architecture [3]. 
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